Influence of the architecture on ADC error modeling
نویسندگان
چکیده
The influence of the architecture on analog-to-digital converter modeling is investigated for the three most widespread architectures: integrating, successive approximations, and flash. The effects of main error sources are analyzed in terms of integral and differential nonlinearity with the aim of setting up a unified error model. Such a model is useful both to economically generate a look-up table for error correction and to quickly produce diagnosis models for fault detection and isolation. Numerical simulations aimed to show the model effectiveness and experimental tests carried out to validate the model are discussed.
منابع مشابه
Advanced Modeling and Design Evaluation Procedure applied to Pipelined A/D Converter
Abstra ct – This paper deals with a prospective approach of modeling and design evaluation applied to pipelined A/D converter architecture. In contrast with conventional ADC modeling algorithms targeted to extract the maximum ADC non-linearity error, the innovative approach presented allows to decompose magnitudes of individual error sources from a measured or simulated response of an ADC devic...
متن کاملReducing the Power Consumption in Flash ADC Using 65nm CMOS Technology
Today, given the extensive use of convertors in industry, reducing the power consumed by these convertors is of great importance. This study presents a new method to reduce consumption power in Flash ADC in 65nm CMOS technology. The simulation results indicate a considerable decrease in power consumption, using the proposed method. The simulations used a frequency of 1 GHZ, resulting in decreas...
متن کاملRobust Cyclic ADC Architecture Based on β-Expansion
In this paper, a robust cyclic ADC architecture with βencoder is proposed and circuit scheme using switched-capacitor (SC) circuit is introduced. Different from the conventional binary ADC, the redundancy of proposed cyclic ADC outputs β-expansion code and has an advantage of error correction. This feature makes ADC robust against the offset of comparator capacitor mismatch and finite DC gain o...
متن کاملDesign and Development of a High Speed Pipelined-Cyclic ADC with 1.5 bits/Stage Error Correction
The paper describes an improved architecture of an 8-bit Analog to Digital Converter (ADC) based upon both the traditional Pipeline and the Cyclic ADC architectures. Cyclic ADC has a very low component count but the flip side is that it has a very low speed. On the other hand, a pipeline ADC has a comparatively higher speed but needs more number of components than a Cyclic ADC the component cou...
متن کاملDigital Background-Calibration Algorithm for "Split ADC" Architecture
The “split ADC” architecture enables continuous digital background calibration by splitting the die area of a single ADC design into two independent halves, each converting the same input signal. The two independent outputs are averaged to produce the ADC output code. The difference of the two outputs provides information for a background-calibration algorithm. Since both ADCs convert the same ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. Instrumentation and Measurement
دوره 48 شماره
صفحات -
تاریخ انتشار 1999